Done:

1. Read the partial source coed of tanji3.

2. Learning the callback of SestemVerilog.

3. Do test of the dla\_ctrl\_lpe, but have not complete.

To Do:

1. Find out the solution to verify the dla\_ctrl\_lpe.

2. In order to set up an register model for dla\_regif\_gb2lb.